MPQ3522

20V, 2A, Ultra-Compact, Low Quiescent Current, Synchronous Step-Down Converter, AEC-Q100 Qualified

DESCRIPTION

The MPQ3522 is a configurable-frequency (350kHz to 2.5MHz), synchronous step-down switching converter with an integrated, internal high-side MOSFET (HS-FET) and low-side MOSFET (LS-FET). The device provides up to 2A of highly efficient output current (I_{OUT}) with peak current mode control.

The wide 3.3V to 20V input voltage (V_{IN}) range accommodates a variety of step-down applications in automotive input environments. A 1µA shutdown current (I_{SD}) allows the device to be used in battery-powered applications.

High power conversion efficiency across a wide load range is achieved by scaling down the switching frequency (f_{SW}) under light-load conditions to reduce the switching and gate driver losses. An open-drain power good (PG) signal indicates whether the output voltage (V_{OUT}) is within 94.5% to 105.5% of its nominal voltage.

Frequency foldback prevents inductor current (I_L) runaway during start-up. Thermal shutdown provides reliable, fault-tolerant operation. High duty cycle and low-dropout (LDO) mode are provided for automotive cold-crank conditions.

The MPQ3522 is available in a QFN-12 (2mmx3mm) package.

FEATURES

- Designed for Automotive Applications:
  - Continuous Operation Up to 20V
  - Supports 3.1V for Cold Crank Conditions
  - Low-Dropout (LDO) Mode
  - Up to 2A of Continuous I_{OUT}
  - 65ns Minimum On Time (t_{ON_MIN}) and 50ns Minimum Off Time (t_{OFF_MIN})
  - -40°C to +150°C Operating Junction Temperature (T_J) Range
  - Available in AEC-Q100 Grade 1

FEATURES *(continued)*

- Increases Battery Life:
  - 1µA Shutdown Supply Current (I_{SD})
  - 20µA Sleep Mode Quiescent Current (I_Q)
  - Advanced Asynchronous Modulation (AAM) Mode Increases Efficiency under Light Loads
  - Integrated 70mΩ High-Side MOSFET (HS-FET) and 50mΩ Low-Side MOSFET (LS-FET)
- Optimized for EMC/EMI:
  - Frequency Spread Spectrum (FSS) Modulation
  - Symmetric VIN Pinout
  - CISPR25 Class 5 Compliant
  - 350kHz to 2.5MHz Configurable Switching Frequency (f_{SW})
  - MeshConnect™ Flip-Chip Package
- Additional Features:
  - Power Good (PG) Output
  - Fixed Output Options (1): 1V, 1.8V, 2.5V, 3.0V, 3.3V, 3.8V, or 5V
  - Over-Current Protection (OCP) with Hiccup Mode
  - Available in a QFN-12 (2mmx3mm) Package with Wettable Flanks

APPLICATIONS

- Automotive Infotainment
- Automotive Clusters
- Advanced Driver-Assistance Systems (ADAS)
- Industrial Power Systems
- Power over Coax (PoC) Systems

Note:

1) Refer to the Ordering Information section on page 3 for details regarding the fixed-output versions. Additional output voltages may be available. Contact MPS for details.

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. “MPS”, the MPS logo, and “Simple, Easy Solutions” are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

TYPICAL APPLICATION



Figure 1: Typical Application (Adjustable Output)





Figure 2: Typical Application (Fixed Output)

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

ORDERING INFORMATION

Part Number [2]*	Package	Top Marking	MSL Rating**
MPQ3522GDE-AEC1***	QFN-12 (2mmx3mm)	*See Below*	1

* For Tape & Reel, add suffix -Z (e.g. MPQ3522GDE-AEC1-Z).
**Moisture Sensitivity Level Rating
***Wettable flank

Note:

2) Additional output voltages may be available. Contact MPS for details.

TOP MARKING

CBK
YWW
LLLL

CBK: Production code
Y: Year code
WW: Week code
LLLL: Lot number

PACKAGE REFERENCE



QFN-12 (2mmx3mm)

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

PIN FUNCTIONS

Pin #	Name	Description
1, 11	PGND	**Power ground.**
2, 10	VIN	**Input supply.** The VIN pin supplies power to the internal control circuitry and the power MOSFET connected to the SW pin. The two VIN pins are connected internally. Place a decoupling capacitor connected between VIN and ground, as close as possible to each VIN, to minimize switching spikes.
3	BOOT	**Bootstrap.** The BOOT pin is the positive power supply for the high-side MOSFET (HS-FET) driver connected to SW. Connect a bypass capacitor between the BOOT and SW pins.
4	FREQ	**Switching frequency configuration.** Connect a resistor between the FREQ pin and ground to set the switching frequency (f_{SW}).
5	VCC	**Bias supply.** The VCC pin is the output of the internal regulator that supplies power to the internal control circuit and gate drivers. Connect a minimum 1µF decoupling capacitor between VCC and ground, placed as close as possible to VCC.
6	AGND	**Analog ground.**
7	FB	**Feedback input.** The FB pin is the negative input of the error amplifier (EA) (typically 0.8V). For the fixed-output version, connect FB directly to the output voltage (V_{OUT}). For the adjustable-output version, connect FB to the external feedback divider's middle point between the output and AGND to set V_{OUT}.
8	PG	**Power good output.** The PG pin is an open-drain output. If PG is used, connect PG to a power source via a pull-up resistor. If V_{OUT} is between 94.5% to 105.5% of the nominal voltage, then PG goes high; if V_{OUT} exceeds 107% or drops below 93% of the nominal voltage, then PG goes low. Float PG if not used.
9	EN	**Enable.** Pull the EN pin above 1.02V to turn the converter on; pull EN below 0.85V to turn it off. EN does not require an internal pull-up or pull-down resistor. Do not float EN.
12	SW	**Switch node.** The SW pin is the source of the HS-FET and drain of the low-side MOSFET (LS-FET).

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

ABSOLUTE MAXIMUM RATINGS (3)

VIN, EN……..-0.3V to +22V
SW……...-0.3V to V_{IN_MAX} + 0.3V
BOOT……..... V_{SW} + 5.5V
FREQ, VCC……..….5.5V
All other pins……-0.3V to +6V
Continuous power dissipation (T_A = 25°C) (5)
QFN-12 (2mmx3mm)…… 3.5W (9)
Operating junction temperature .....150°C
Lead temperature…….....260°C
Storage temperature……..-65°C to +150°C

ESD Ratings

Human body model (HBM)……..……..Class 2 (6)
Charged-device model (CDM).....Class C2b (7)

Recommended Operating Conditions

Supply voltage (V_{IN})…….3.3V to 20V
Minimum V_{IN} for start-up…….3.9V
Minimum V_{IN} after start-up……..……...3.1V
Output voltage (V_{OUT})……...…0.8V to 0.95 x V_{IN}
Operating junction temp (T_J) ……..
……-40°C to +150°C

Thermal Resistance θ_{JA} θ_{JC}

QFN-12 (2mmx3mm)
JESD51-7…..…..…..……60…....7.3...°C/W (8)
EVQ3522-D-00A…….....35.5.....°C/W (9)
Ψ_{JT}

QFN-12 (2mmx3mm)
JESD51-7…..…..…….....1.1..°C/W (8)
EVQ3522-D-00A…….....3.5..°C/W (9)

Notes:

3) Absolute maximum ratings are rated under room temperature, unless otherwise noted. Exceeding these ratings may damage the device.
4) Refer to ISO16750.
5) The maximum allowable power dissipation is a function of the maximum junction temperature, T_J (MAX), the junction-to-ambient thermal resistance, θ_{JA}, and the ambient temperature, T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX) - T_A) / θ_{JA}. Exceeding the maximum allowable power dissipation may cause excessive die temperature, which can cause the converter to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
6) Per AEC-Q100-002.
7) Per AEC-Q100-011.
8) Measured on JESD51-7, 4-layer PCB. The values given in this table are only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application. The θ_{JC} value shows the thermal resistance from junction-to-case bottom, and the Ψ_{JT} value shows the characterization parameter from junction-to-case top.
9) Measured on the MPS MPQ3522GDE standard EVB: 8.3cmx8.3cm, 2oz copper thickness, 4-layer PCB. The Ψ_{JT} value shows the characterization parameter from junction-to-case top.

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

ELECTRICAL CHARACTERISTICS

V_{IN} = 12V, V_{EN} = 2V, T_J = -40°C to +150°C, typical values are at T_J = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Typ	Max	Units
Input Supply						
V_{IN} under-voltage lockout (UVLO) rising threshold	$V_{IN_UVLO_RISING}$		3.4	3.65	3.9	V
V_{IN} UVLO falling threshold	$V_{IN_UVLO_FALLING}$		2.6	2.9	3.1	V
V_{IN} UVLO hysteresis	$V_{IN_UVLO_HYS}$			750		mV
VIN quiescent current	I_Q	V_{FB} = 0.85V, no load, T_J = 25°C		20	28	µA
		V_{FB} = 0.85V, no load, T_J = -40°C to +125°C (10)			34	µA
		V_{FB} = 0.85V, no load, T_J = -40°C to +150°C			80	µA
VIN switching quiescent current (10)	$I_{Q_SWITCHING}$	Switching, R_{FB1} = 1MΩ, R_{FB2} = 191kΩ, no load		25		µA
VIN shutdown current	I_{SD}	V_{EN} = 0V		1	10	µA
V_{IN} over-voltage protection (OVP) rising threshold	$V_{IN_OVP_RISING}$		35.5	37.5	40	V
V_{IN} OVP falling threshold	$V_{IN_OVP_FALLING}$		34.5	36.5	39	V
V_{IN} OVP hysteresis	$V_{IN_OVP_HYS}$			1		V
Switches and Frequency						
Switching frequency without frequency spread spectrum (FSS)	f_{SW}	R_{FREQ} = 86.6kΩ	332	415	498	kHz
		R_{FREQ} = 34.8kΩ	900	1000	1100	kHz
		R_{FREQ} = 15kΩ	1980	2200	2420	kHz
FSS span				±10		%
FSS modulation frequency				15		kHz
Minimum on time (10)	t_{ON_MIN}			65	80	ns
Minimum off time (10)	t_{OFF_MIN}			50	70	ns
Maximum duty cycle	D_{MAX}		98	99.5		%
Switch leakage current	I_{SW_LKG}	V_{EN} = 0V, V_{SW} = V_{BOOT} = 0V or V_{IN} (T_J = 25°C)		0.01	1	µA
		V_{EN} = 0V, V_{SW} = V_{BOOT} = 0V or V_{IN} (T_J = -40°C to +150°C)		0.01	5	µA
High-side MOSFET (HS-FET) on resistance	$R_{DS(ON)_HS}$	V_{BOOT} - V_{SW} = 5V		70	130	mΩ
Low-side MOSFET (LS-FET) on resistance	$R_{DS(ON)_LS}$	V_{CC} = 5V		50	90	mΩ
Output and Regulation						
FB voltage (adjustable-output version)	V_{FB}	T_J = 25°C	0.794	0.8	0.806	V
		T_J = -40°C to +150°C	0.790	0.8	0.810	V
Output voltage (V_{OUT}) accuracy (3.3V fixed-output version)	$V_{OUT_3.3V}$	T_J = 25°C	3250	3300	3350	mV
		T_J = -40°C to +150°C	3242	3300	3358	mV

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

ELECTRICAL CHARACTERISTICS *(continued)*

V_{IN} = 12V, V_{EN} = 2V, T_J = -40°C to +150°C, typical values are at T_J = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Typ	Max	Units
V_{OUT} accuracy (5V fixed-output version)	V_{OUT_5V}	T_J = 25°C	4925	5000	5075	mV
		T_J = -40°C to +150°C	4912	5000	5088	mV
FB input current	I_{FB}	Adjustable-output version		0	100	nA
V_{OUT} discharge current	$I_{DISCHARGE}$	V_{EN} = 0V, V_{OUT} = 0.3V	2	4		mA
BOOT						
BOOT - SW refresh rising threshold	V_{BOOT_RISING}			2.5	2.9	V
BOOT - SW refresh falling threshold	$V_{BOOT_FALLING}$			2.3	2.7	V
BOOT - SW refresh hysteresis	V_{BOOT_HYS}			0.2		V
Enable (EN)						
EN rising threshold	V_{EN_RISING}		0.97	1.02	1.07	V
EN falling threshold	$V_{EN_FALLING}$		0.8	0.85	0.9	V
EN hysteresis threshold	V_{EN_HYS}			170		mV
Soft Start (SS) and VCC						
Soft-start time	t_{SS}	EN high to SS finishes	3	5	7	ms
VCC voltage	V_{CC}	I_{VCC} = 0	4.7	5	5.3	V
VCC regulation		I_{VCC} = 30mA		1		%
VCC current limit	I_{LIMIT_VCC}	V_{CC} = 4V	50	70		mA
Power Good (PG)						
PG rising threshold (V_{FB} / V_{REF})	$V_{PG_VTH_R}$	V_{OUT} rising	93	94.5	96	%
		V_{OUT} falling	104	105.5	107	
PG falling threshold (V_{FB} / V_{REF})	$V_{PG_VTH_F}$	V_{OUT} falling	91.5	93	94.5	
		V_{OUT} rising	105.5	107	108.5	
PG hysteresis threshold (V_{FB} / V_{REF})	$V_{PG_VTH_HYS}$			1.5		
PG low output voltage	V_{PG_LOW}	I_{SINK} = 1mA		0.1	0.3	V
PG rising deglitch time	t_{PG_R}			70		µs
PG falling deglitch time	t_{PG_F}			60		µs
Protections						
High-side (HS) peak current limit	I_{LIMIT_HS}	Duty cycle = 30%	2.7	3.4	4.6	A
Low-side (LS) valley current limit	I_{LIMIT_LS}		2	2.7	3.8	A
Zero-current detection (ZCD) current	I_{ZCD}		-0.05	0.05	+0.15	A
Thermal shutdown (10)	T_{SD}		160	175	185	°C
Thermal shutdown hysteresis (10)	T_{SD_HYS}			20		°C

Note:

10) Not tested in production. Guaranteed by design and characterization.

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

TYPICAL CHARACTERISTICS

V_{IN} = 12V, unless otherwise noted.

Quiescent Current vs. Temperature



FB Voltage vs. Temperature



ZCD Current vs. Temperature



PG Rising/Falling Threshold vs. Temperature



V_{IN} UVLO Threshold vs. Temperature



EN UVLO Threshold vs. Temperature



MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

TYPICAL CHARACTERISTICS *(continued)*

V_{IN} = 12V, unless otherwise noted.

VIN Shutdown Current vs. Temperature



VCC Voltage vs. Temperature



HS-FET On Resistance vs. Temperature



LS-FET On Resistance vs. Temperature



f_{SW} vs. Temperature

R_{FREQ} = 15kΩ



f_{SW} vs. Temperature

R_{FREQ} = 86.6kΩ



MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

TYPICAL PERFORMANCE CHARACTERISTICS

V_{IN} = 12V, V_{OUT} = 5V, f_{SW} = 2.2MHz, L = 2.2µH, C_{OUT} = 22µF x 2, T_A = 25°C, unless otherwise noted.

Input Current vs. Load Current

R_{FB1} = 100kΩ, R_{FB2} = 19.1kΩ,
DCR = 22.1mΩ



Efficiency vs. Load Current

R_{FB1} = 100kΩ, R_{FB2} = 19.1kΩ,
DCR = 22.1mΩ



Efficiency vs. Load Current

DCR = 22.1mΩ



Efficiency vs. Load Current

DCR = 22.1mΩ



Input Current vs. Load Current

V_{OUT} = 3.3V, R_{FB1} = 100kΩ,
R_{FB2} = 31.6kΩ, DCR = 22.1mΩ



Efficiency vs. Load Current

V_{OUT} = 3.3V, R_{FB1} = 100kΩ,
R_{FB2} = 31.6kΩ, DCR = 22.1mΩ



MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

V_{IN} = 12V, V_{OUT} = 5V, f_{SW} = 2.2MHz, L = 2.2µH, C_{OUT} = 22µF x 2, T_A = 25°C, unless otherwise noted.

Efficiency vs. Load Current

V_{OUT} = 3.3V, DCR = 22.1mΩ



Efficiency vs. Load Current

V_{OUT} = 3.3V, DCR = 22.1mΩ



Input Current vs. Load Current

f_{SW} = 415kHz, R_{FB1} = 100kΩ,
R_{FB2} = 19.1kΩ, L = 10µH,
DCR = 40.9mΩ



Efficiency vs. Load Current

f_{SW} = 415kHz, R_{FB1} = 100kΩ,
R_{FB2} = 19.1kΩ, L = 10µH,
DCR = 40.9mΩ



Efficiency vs. Load Current

f_{SW} = 415kHz, L = 10µH,
DCR = 40.9mΩ



Efficiency vs. Load Current

f_{SW} = 415kHz, L = 10µH,
DCR = 40.9mΩ



MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

V_{IN} = 12V, V_{OUT} = 5V, f_{SW} = 2.2MHz, L = 2.2µH, C_{OUT} = 22µF x 2, T_A = 25°C, unless otherwise noted.

Input Current vs. Load Current

V_{OUT} = 3.3V, f_{SW} = 415kHz,
R_{FB1} = 100kΩ, R_{FB2} = 31.6kΩ,
L = 10µH, DCR = 40.9mΩ



Efficiency vs. Load Current

V_{OUT} = 3.3V, f_{SW} = 415kHz,
R_{FB1} = 100kΩ, R_{FB2} = 31.6kΩ,
L = 10µH, DCR = 40.9mΩ



Efficiency vs. Load Current

V_{OUT} = 3.3V, f_{SW} = 415kHz,
L = 10µH, DCR = 40.9mΩ



Efficiency vs. Load Current

V_{OUT} = 3.3V, f_{SW} = 415kHz,
L = 10µH, DCR = 40.9mΩ



Load Regulation

DCR = 22.1mΩ



Line Regulation

DCR = 22.1mΩ



MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

V_{IN} = 12V, V_{OUT} = 5V, f_{SW} = 2.2MHz, L = 2.2µH, C_{OUT} = 22µF x 2, T_A = 25°C, unless otherwise noted.

Load Regulation

V_{OUT} = 3.3V, DCR = 22.1mΩ



Line Regulation

V_{OUT} = 3.3V, DCR = 22.1mΩ



Load Regulation

f_{SW} = 415kHz, C_{OUT} = 47µF x 2,
L = 10µH, DCR = 40.9mΩ



Line Regulation

f_{SW} = 415kHz, C_{OUT} = 47µF x 2,
L = 10µH, DCR = 40.9mΩ



Load Regulation

V_{OUT} = 3.3V, f_{SW} = 415kHz,
C_{OUT} = 47µF x 2, L = 10µH,
DCR = 40.9mΩ



Line Regulation

V_{OUT} = 3.3V, f_{SW} = 415kHz,
C_{OUT} = 47µF x 2, L = 10µH,
DCR = 40.9mΩ



MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

V_{IN} = 12V, V_{OUT} = 5V, f_{SW} = 2.2MHz, L = 2.2µH, C_{OUT} = 22µF x 2, T_A = 25°C, unless otherwise noted.

Low-Dropout Mode

V_{OUT} = 5V, f_{SW} = 2.2MHz



Low-Dropout Mode

V_{OUT} = 5V, f_{SW} = 415kHz



Case Temperature Rise

V_{OUT} = 5V, f_{SW} = 2.2MHz,
QFN-12 (2mmx3mm)



Case Temperature Rise

V_{OUT} = 3.3V, f_{SW} = 2.2MHz,
QFN-12 (2mmx3mm)



f_{SW} vs. R_{FREQ}

R_{FREQ} = 10kΩ to 30kΩ



f_{SW} vs. R_{FREQ}

R_{FREQ} = 30kΩ to 60kΩ



MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

V_{IN} = 12V, V_{OUT} = 5V, f_{SW} = 2.2MHz, L = 2.2µH, C_{OUT} = 22µF x 2, T_A = 25°C, unless otherwise noted.

f_{SW} vs. R_{FREQ}

R_{FREQ} = 60kΩ to 100kΩ



MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

V_{IN} = 12V, V_{OUT} = 5V, f_{SW} = 2.2MHz, L = 2.2µH, C_{OUT} = 22µF x 2, T_A = 25°C, unless otherwise noted. (11)

CISPR25 Class 5 Peak Conducted Emissions

150kHz to 108MHz



CISPR25 Class 5 Average Conducted Emissions

150kHz to 108MHz



CISPR25 Class 5 Peak Radiated Emissions

150kHz to 30MHz



CISPR25 Class 5 Average Radiated Emissions

150kHz to 30MHz



CISPR25 Class 5 Peak Radiated Emissions

Horizontal, 30MHz to 1GHz



CISPR25 Class 5 Average Radiated Emissions

Horizontal, 30MHz to 1GHz



MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

V_{IN} = 12V, V_{OUT} = 5V, f_{SW} = 2.2MHz, L = 2.2µH, C_{OUT} = 22µF x 2, T_A = 25°C, unless otherwise noted. (11)

CISPR25 Class 5 Peak Radiated Emissions

Vertical, 30MHz to 1GHz



CISPR25 Class 5 Average Radiated Emissions

Vertical, 30MHz to 1GHz



Note:

11) The EMC test results are based on the typical application circuit with EMI filters (see Figure 16 on page 36).

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

V_{IN} = 12V, V_{OUT} = 5V, f_{SW} = 415kHz, L = 10µH, C_{OUT} = 47µF x 2, T_A = 25°C, unless otherwise noted. (12)

CISPR25 Class 5 Peak Conducted Emissions

150kHz to 108MHz



CISPR25 Class 5 Average Conducted Emissions

150kHz to 108MHz



CISPR25 Class 5 Peak Radiated Emissions

150kHz to 30MHz



CISPR25 Class 5 Average Radiated Emissions

150kHz to 30MHz



CISPR25 Class 5 Peak Radiated Emissions

Horizontal, 30MHz to 1GHz



CISPR25 Class 5 Average Radiated Emissions

Horizontal, 30MHz to 1GHz



MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

V_{IN} = 12V, V_{OUT} = 5V, f_{SW} = 415kHz, L = 10µH, C_{OUT} = 47µF x 2, T_A = 25°C, unless otherwise noted. (12)

CISPR25 Class 5 Peak Radiated Emissions

Vertical, 30MHz to 1GHz



CISPR25 Class 5 Average Radiated Emissions

Vertical, 30MHz to 1GHz



Note:

12) The EMC test results are based on the typical application circuit with EMI filters (see Figure 17 on page 37).

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

V_{IN} = 12V, V_{OUT} = 5V, f_{SW} = 2.2MHz, L = 2.2µH, C_{OUT} = 22µF x 2, T_A = 25°C, unless otherwise noted.

Steady State

I_{OUT} = 0A



Steady State

I_{OUT} = 2A



Start-Up through VIN

I_{OUT} = 0A



Start-Up through VIN

I_{OUT} = 2A



Shutdown through VIN

I_{OUT} = 0A



Shutdown through VIN

I_{OUT} = 2A



MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

V_{IN} = 12V, V_{OUT} = 5V, f_{SW} = 2.2MHz, L = 2.2µH, C_{OUT} = 22µF x 2, T_A = 25°C, unless otherwise noted.

Start-Up through EN

I_{OUT} = 0A



Start-Up through EN

I_{OUT} = 2A



Shutdown through EN

I_{OUT} = 0A



Shutdown through EN

I_{OUT} = 2A



PG in Start-Up through VIN

I_{OUT} = 0A



PG in Start-Up through VIN

I_{OUT} = 2A



MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

V_{IN} = 12V, V_{OUT} = 5V, f_{SW} = 2.2MHz, L = 2.2µH, C_{OUT} = 22µF x 2, T_A = 25°C, unless otherwise noted.

PG in Shutdown through VIN

I_{OUT} = 0A



PG in Shutdown through VIN

I_{OUT} = 2A



PG in Start-Up through EN

I_{OUT} = 0A



PG in Start-Up through EN

I_{OUT} = 2A



PG in Shutdown through EN

I_{OUT} = 0A



PG in Shutdown through EN

I_{OUT} = 2A



MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

V_{IN} = 12V, V_{OUT} = 5V, f_{SW} = 2.2MHz, L = 2.2µH, C_{OUT} = 22µF x 2, T_A = 25°C, unless otherwise noted.

Low-Dropout Mode

I_{OUT} = 0A, V_{IN} = 3.3V



Low-Dropout Mode

I_{OUT} = 2A, V_{IN} = 3.3V



SCP Entry

I_{OUT} = 0A



SCP Entry

I_{OUT} = 2A



SCP Recovery

I_{OUT} = 0A



SCP Recovery

I_{OUT} = 2A



MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

V_{IN} = 12V, V_{OUT} = 5V, f_{SW} = 2.2MHz, L = 2.2µH, C_{OUT} = 22µF x 2, T_A = 25°C, unless otherwise noted.

SCP Steady State

I_{OUT} = 0A



Load Transient

I_{OUT} = 1A to 2A, 1.6A/µs



Cold Crank

V_{IN} = 12V to 3.3V to 6V, I_{OUT} = 0A



Cold Crank

V_{IN} = 12V to 3.3V to 6V, I_{OUT} = 2A



V_{IN} Ramping Down and Up

V_{IN} = 18V to 4.5V to 0V to 4.5V to 18V,
I_{OUT} = 0A



V_{IN} Ramping Down and Up

V_{IN} = 18V to 4.5V to 0V to 4.5V to 18V,
I_{OUT} = 2A



MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

FUNCTIONAL BLOCK DIAGRAM



Figure 3: Functional Block Diagram (Adjustable Output)



Figure 4: Functional Block Diagram (Fixed Output)

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

OPERATION

The MPQ3522 is a synchronous, step-down switching converter with an integrated, internal high-side MOSFET (HS-FET) and low-side MOSFET (LS-FET). It can achieve up to 2A of highly efficient output current (I_{OUT}) with peak current mode control.

The device provides a wide input voltage (V_{IN}) range, 350kHz to 2.5MHz configurable switching frequency (f_{SW}), internal soft start (SS), and precise current limiting. The MPQ3522's low operational quiescent current (I_Q) makes it well-suited for battery-powered applications.

Pulse-Width Modulation (PWM) Control

At moderate to high output currents, the MPQ3522 operates with a fixed-frequency, peak current mode control to regulate the output voltage (V_{OUT}). A pulse-width modulation (PWM) cycle is initiated by the internal clock. At the clock's rising edge, the HS-FET turns on and remains on until the control signal reaches the value set by the internal COMP voltage (V_{COMP}).

When the HS-FET is off, the LS-FET turns on immediately and remains on until the next cycle starts or until the inductor current (I_L) drops below the zero-current detection (ZCD) threshold. The HS-FET remains off for at least the minimum off time (t_{OFF_MIN}) before the next cycle starts.

If the current in the HS-FET cannot reach the value set by V_{COMP} within one PWM period, then the HS-FET remains on and skips a turn-off operation. The HS-FET is forced off until it reaches the value set by V_{COMP}, or once its maximum on time (t_{ON_MAX}) (7µs) is complete. This mode extends the duty cycle, which achieves low dropout when $V_{IN} \approx V_{OUT}$.

Light-Load Operation

The MPQ3522 operates in asynchronous advanced modulation (AAM) mode to optimize efficiency under light-load and no-load conditions.

The MPQ3522 enters asynchronous operation as I_L approaches 0A under light-load conditions. If the load decreases further, V_{COMP} drops to its set value, and the device enters AAM mode (see Figure 5).



Figure 5: AAM Mode

In AAM mode, the internal clock resets once V_{COMP} reaches its set value. The crossover time is used as a benchmark for the next clock. If the load increases and V_{COMP} exceeds its set value, then the device operates in discontinuous conduction mode (DCM) or continuous conduction mode (CCM) with a constant f_{SW}.

Error Amplifier (EA)

The error amplifier (EA) compares the FB pin voltage (V_{FB}) to the 0.8V internal reference voltage (V_{REF}), and outputs a current proportional to the difference between the two voltages. This current charges the compensation network to set V_{COMP}, which controls the power MOSFET's duty cycle.

During normal operation, the minimum V_{COMP} is clamped to 0.5V, and the maximum V_{COMP} is clamped to 2.5V. If the IC shuts down, V_{COMP} is pulled down to AGND internally.

Frequency Spread Spectrum (FSS)

The MPQ3522 employs a 15kHz modulation frequency with a maximum 128-step triangular profile to spread the internal f_{SW} across a 20% (±10%) window. The steps vary with the set f_{SW} to ensure that the exact f_{SW} steps cycle by cycle (see Figure 6).



Figure 6: Frequency Spread Spectrum

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

Sidebands are created by modulating f_{SW} via the triangle modulation waveform. The emission power of the fundamental f_{SW} and its harmonics is distributed into smaller pieces. This significantly reduces peak EMI noise.

Soft Start (SS)

Soft start (SS) prevents V_{OUT} from overshooting during start-up, where the SS time (t_{SS}) is fixed internally.

Once t_{SS} begins, the SS voltage (V_{SS}) rises from 0V to 1.2V with a set slew rate. If V_{SS} drops below the 0.8V internal V_{REF}, then V_{SS} takes over and the EA uses V_{SS} as its reference. If V_{SS} exceeds V_{REF}, the EA uses V_{REF} as its reference.

During start-up through EN, the first pulse occurs after about 830µs. During this period, the VCC voltage (V_{CC}) is regulated, the internal bias is generated, and the compensator network is charged. After another 2.9ms, V_{OUT} ramps up and reaches its set value. SS is complete after another 1.5ms. PG is also pulled high after a 70µs delay.

Pre-Biased Start-Up

If V_{FB} exceeds V_{SS} during start-up, this means that the output has a pre-biased voltage. Both the HS-FET and LS-FET remain off until V_{SS} exceeds V_{FB}.

Thermal Shutdown

Thermal shutdown prevents the device from operating at exceedingly high temperatures and protects it from thermal runaway. If the silicon die temperature exceeds its upper threshold (175°C), the power MOSFETs shut down. Once the temperature drops below its lower threshold (155°C), the device restarts and resumes normal operation.

Start-Up and Shutdown

If both V_{IN} and the EN voltage (V_{EN}) exceed their respective thresholds, the IC starts up. The reference block starts up first to generate a stable V_{REF} and reference currents. Then the internal regulator is enabled to provide a stable supply for the remaining circuitries.

Once the internal supply rail is up, the internal circuits begin operating. If the BOOT voltage (V_{BOOT}) does not reach its refresh rising threshold (about 2.5V), then the LS-FET turns on to charge BOOT. The HS-FET remains off during this time. When the SS block is enabled, V_{OUT} starts to ramp up slowly and smoothly until it reaches its target voltage. V_{OUT} should reach its target voltage within 5ms.

Three events can shut down the chip: EN going low, V_{IN} falling below its UVLO threshold, and thermal shutdown. During shutdown, the signaling path is blocked to avoid any fault triggering. Then V_{COMP} is pulled down and the floating driver disables the HS-FET.

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

APPLICATION INFORMATION



Figure 7: Typical Application Circuit (V_{OUT} = 5V, f_{SW} = 2.2MHz)

Table 1: Design Guide Index

Pin #	Pin Name	Component	Design Guide Index
1, 11	PGND	-	GND Connection (GND, Pins 1, 6, and 11)
2, 10	VIN	C1A, C1B, C1C, C1D	Selecting the Input Capacitors (VIN, Pins 2 and 10)
3	BOOT	R4, C4	Floating Driver and Bootstrap Charging (BOOT, Pin 3)
4	FREQ	R3	Setting the Switching Frequency (f_{SW}) (FREQ, Pin 4)
5	VCC	C3	Internal VCC (VCC, Pin 5)
6	AGND	-	GND Connection (GND, Pins 1, 6, and 11)
7	FB	R5, R6	Feedback (FB, Pin 7)
8	PG	R7	Power Good (PG) Indicator (PG, Pin 8)
9	EN	R1, R2	Enable (EN) and Under-Voltage Lockout (UVLO) (EN, Pin 9)
12	SW	L1, C2A, C2B	Selecting the Inductor (SW, Pin 12) Selecting Output Capacitors (SW, Pin 12)

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

GND Connection (Pins 1, 6, and 11)

See the PCB Layout Guidelines section on page 33 for more details.

Selecting the Input Capacitors (VIN, Pins 2 and 10)

The step-down converter has a discontinuous input current (I_{IN}), and requires a capacitor to supply AC current to the converter while maintaining the DC V_{IN}. Use low-ESR capacitors for the best performance. Ceramic capacitors with X5R or X7R dielectrics are highly recommended due to their low ESR and small temperature coefficients.

For most applications, a 4.7µF to 10µF capacitor is sufficient. It is strongly recommended to use an additional, lower-value capacitor (e.g. 0.1µF) with a small package size (e.g. 0603) to absorb high-frequency switching noise. Place the smaller capacitor as close to VIN and PGND as possible.

Since the input capacitor (C_{IN}) absorbs the input switching current, it requires an adequate ripple current rating. The RMS current in C_{IN} (I_{CIN}) can be estimated with Equation (1):

$$I_{CIN} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})} \quad (1)$$

The worst-case condition occurs at V_{IN} = 2 x V_{OUT}, which can be calculated with Equation (2):

$$I_{CIN} = \frac{I_{LOAD}}{2} \quad (2)$$

For simplification, choose C_{IN} with an RMS current rating greater than half of the maximum load current (I_{LOAD_MAX}). C_{IN} can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, add a small, high-quality ceramic capacitor (e.g. 0.1µF) as close to the IC as possible. When using ceramic capacitors, ensure that they have enough capacitance to provide a sufficient charge to prevent excessive voltage ripple at the input. The input voltage ripple (ΔV_{IN}) caused by the capacitance can be estimated with Equation (3):

$$\Delta V_{IN} = \frac{I_{LOAD}}{f_{SW} \times C_{IN}} \times \frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}}) \quad (3)$$

Floating Driver and Bootstrap Charging (BOOT, Pin 3)

The bootstrap capacitor (C4, also called C_{BOOT}) is recommended to be between 22nF and 100nF.

It is not recommended to place a resistor (R_{BOOT}) in series with C_{BOOT}, unless there is a strict EMI requirement. R_{BOOT} reduces EMI and voltage stress at high input voltages; however, it also generates additional power consumption and reduces efficiency. If necessary, R_{BOOT} should be less than 4Ω.

The voltage between the BOOT and SW pins ($V_{BOOT-SW}$) is regulated to about 5V by the dedicated internal bootstrap regulator. If $V_{BOOT-SW}$ drops below its regulated value, then an N-channel MOSFET pass transistor connected between VCC and BOOT turns on to charge C_{BOOT}. The external circuit should provide enough voltage headroom to facilitate charging.

When the HS-FET is on, V_{BOOT} exceeds V_{CC} so C_{BOOT} cannot charge. At higher duty cycle operation, the time available for bootstrap charging is shorter, so C_{BOOT} may not charge sufficiently. If the external circuit has an insufficient voltage and time to charge C_{BOOT}, external circuitry can be used to ensure that V_{BOOT} remains within its normal operating range.

If V_{BOOT} reaches its under-voltage lockout (UVLO) threshold, then the HS-FET turns off and the LS-FET turns on for t_{OFF_MIN} to refresh V_{BOOT} via the set f_{SW}.

Setting the Switching Frequency (f_{SW}) (FREQ, Pin 4)

A frequency resistor (R3, also called R_{FREQ}) can be used to set f_{SW} (see Table 2 on page 30 and the f_{SW} vs. R_{FREQ} curves on page 14 and page 15).

Place R_{FREQ} between the FREQ pin and ground, as close as possible to the IC, to configure the MPQ3522's f_{SW}. Table 2 on page 30 shows the relationship between f_{SW} and R_{FREQ}.

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

Table 2: f_{SW} vs. R_{FREQ}

R_{FREQ} (kΩ)	f_{SW} (kHz)	R_{FREQ} (kΩ)	f_{SW} (kHz)
100	355	30.1	1150
93.1	385	26.1	1300
86.6	415	22.6	1450
80.6	450	20.5	1600
75	480	19.6	1750
68.1	520	17.8	1900
59	600	16.2	2050
51.1	700	15	2200
40.2	850	14.3	2350
34.8	1000	13.3	2500

It is not possible to have both a high f_{SW} and a high V_{IN} due to the HS-FET's limited minimum on time (t_{ON_MIN}). The MPQ3522's control loop automatically sets the maximum possible f_{SW} to the set frequency, which also reduces excessive power loss. V_{OUT} is regulated by varying the duration of the HS-FET's off time, which automatically reduces f_{SW}.

The device is guaranteed to adhere to the HS-FET's t_{ON_MIN}. An advantage of this method is that the device operates at the target f_{SW} for as long as possible, and f_{SW} only changes when the device operates at high input voltages and low output voltages.

Internal VCC (VCC, Pin 5)

The VCC capacitance (C3) is recommended to be 1µF.

Most of the internal circuitry is powered by the internal, 5V VCC regulator. This regulator uses V_{IN} as its input and operates across the entire V_{IN} range. If V_{IN} exceeds 5V, then V_{CC} is in full regulation. If V_{IN} drops below 5V, then the VCC output degrades.

Feedback (FB, Pin 7)

For the adjustable-output version, the typical feedback voltage (V_{FB}) is 0.8V. The external resistor dividers (R5 and R6) connected to FB sets V_{OUT} (see Figure 8).



Figure 8: Feedback Divider Network for Adjustable-Output Version

R6 can be calculated with Equation (4):

$$R6 = \frac{R5}{\frac{V_{OUT}}{0.8V} - 1} \quad (4)$$

For the fixed-output version, the FB resistor dividers (R_{FB1} and R_{FB2}) are integrated internally (see Figure 9). Connect FB directly to the output to set V_{OUT}. The following fixed outputs can be selected: 1V, 1.8V, 2.5V, 3V, 3.3V, 3.8V, or 5V.



Figure 9: Feedback Divider Network for Fixed-Output Version

Table 3 shows the relationship between the internal R_{FBX} and V_{OUT}.

Table 3: R_{FB} vs. V_{OUT}

V_{OUT} (V)	R_{FB1} (kΩ)	R_{FB2} (kΩ)
1	64	256
1.8	320	256
2.5	544	256
3.0	704	256
3.3	800	256
3.8	960	256
5	1344	256

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

Power Good (PG) Indicator (PG, Pin 8)

The PG resistor (R7, also called R_{PG}) should have a resistance of about 100kΩ.

The MPQ3522 includes an open-drain power good (PG) output that indicates whether V_{OUT} is within a specific window of its nominal range.

If using PG, connect it to a logic high power source (e.g. 3.3V) via a pull-up resistor. If V_{OUT} is within 94.5% to 105.5% of the nominal voltage, PG goes high; if V_{OUT} is above 107% or below 93% of the nominal voltage, PG goes low. Float PG if it is not used.

Enable (EN) and Under-Voltage Lockout (UVLO) (EN, Pin 9)

The EN pin is a digital control pin that turns the converter on and off.

Enabled by an External Logic High/Low Signal

If the EN voltage (V_{EN}) reaches 0.7V, the bottom gate does not turn on until V_{IN} exceeds 2.7V. The bottom gate then provides an accurate V_{REF} for the EN threshold. Pull EN above its 1V rising threshold to enable the device. Pull EN below 0.85V to shut down the device. There is no internal pull-up or pull-down resistor connected to EN. To avoid an uncertain state, do not float EN. If the control signal cannot give an accurate high or low logic, then an external pull-up or pull-down resistor is required.

Configurable V_{IN} Under-Voltage Lockout (UVLO) Threshold

The MPQ3522 has an internal, fixed UVLO threshold. The rising threshold is 3.65V, and the falling threshold is about 2.9V. For applications that require a higher UVLO value, place an external resistor divider between VIN and EN to raise the equivalent UVLO threshold (see Figure 10).



Figure 10: Adjustable UVLO via the EN Divider

The UVLO rising threshold ($V_{IN_UVLO_RISING}$) can be calculated with Equation (5):

$$V_{IN_UVLO_RISING} = (1+\frac{R1}{R2}) \times V_{EN_RISING} \quad (5)$$

Where V_{EN_RISING} is 1.02V.

The UVLO falling threshold ($V_{IN_UVLO_FALLING}$) can be calculated with Equation (6):

$$V_{IN_UVLO_FALLING} = (1+\frac{R1}{R2}) \times V_{EN_FALLING} \quad (6)$$

Where $V_{EN_FALLING}$ is 0.85V.

If EN is not used to turn the IC on and off, connect EN to a high-voltage source (e.g. VIN) to turn the device on by default.

Selecting the Inductor (SW, Pin 12)

The inductance (L) can be estimated with Equation (7):

$$L = \frac{V_{OUT}}{f_{SW} \times \Delta I_L} \times (1-\frac{V_{OUT}}{V_{IN}}) \quad (7)$$

Where ΔI_L is the peak-to-peak inductor ripple current.

A 1µH to 10µH inductor with a DC current rating at least 25% higher than the maximum load current is recommended for most applications. For higher efficiency, choose an inductor with a lower DC resistance. A larger-value inductor results in less ripple current and a lower output ripple voltage; however, it also has a larger physical size, higher series resistance, and lower saturation current. A good rule for determining the inductance is to allow the inductor ripple current to be approximately 30% of the maximum load current.

The peak inductor current (I_{L_PEAK}) can be calculated with Equation (8):

$$I_{L_PEAK} = I_{LOAD} + \frac{V_{OUT}}{2 \times f_{SW} \times L} \times (1-\frac{V_{OUT}}{V_{IN}}) \quad (8)$$

Choose an inductor that does not saturate under I_{L_PEAK}.

The output voltage ripple (ΔV_{OUT}) can be estimated with Equation (9):

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_{SW} \times L} \times (1-\frac{V_{OUT}}{V_{IN}}) \times (R_{ESR} + \frac{1}{8 \times f_{SW} \times C_{OUT}}) \quad (9)$$

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

Where R_{ESR} is the equivalent series resistance (ESR) value of the output capacitor (C_{OUT}).

Selecting Output Capacitors (SW, Pin 12)

C_{OUT} maintains the DC V_{OUT}. Use ceramic, tantalum, or low-ESR electrolytic capacitors. For the best results, use low-ESR capacitors to keep ΔV_{OUT} low.

For ceramic capacitors, the capacitance dominates the impedance at f_{SW} and causes the majority of ΔV_{OUT}. For simplification, ΔV_{OUT} can be estimated with Equation (10):

$$\Delta V_{OUT} = \frac{V_{OUT}}{8 \times f_{SW}^2 \times L \times C_{OUT}} \times (1 - \frac{V_{OUT}}{V_{IN}}) \quad (10)$$

For tantalum or electrolytic capacitors, the ESR dominates the impedance at f_{SW}. For simplification, ΔV_{OUT} can be estimated with Equation (11):

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}}) \times R_{ESR} \quad (11)$$

When selecting C_{OUT}, consider the allowable overshoot in V_{OUT} if the load is suddenly removed. In this scenario, energy stored in the inductor is transferred to C_{OUT}, causing its voltage to rise. To achieve an optimal overshoot relative to the regulated voltage, C_{OUT} can be estimated with Equation (12):

$$C_{OUT} = \frac{(I_{OUT})^2 \times L}{(V_{OUT})^2 \times ((V_{OUT_MAX}/(V_{OUT})^2) - 1)} \quad (12)$$

Where V_{OUTMAX} / V_{OUT} is the allowable maximum overshoot.

After calculating the capacitance that meets both the ripple and overshoot requirements, choose the larger capacitance. When V_{OUT} is below 3.3V, it is recommended for C_{OUT} to be above 100µF.

The C_{OUT} characteristics also affect the stability of the regulation system. The MPQ3522 can be optimized for a wide range of capacitances and ESR values.

V_{IN} Over-Voltage Protection (OVP)

If V_{IN} exceeds its over-voltage protection (OVP) rising threshold ($V_{IN_OVP_RISING}$) (typically 37.5V), the MPQ3522 stops switching. Once V_{IN} drops back to the OVP falling threshold ($V_{IN_OVP_FALLING}$) (typically 36.5V), the device resumes normal regulation and switching.

Peak and Valley Current Limits

Both the HS-FET and LS-FET have cycle-by-cycle current limit protection. If I_L reaches the high-side (HS) peak current limit (typically 3.4A) during the HS-FET on time, then the HS-FET is immediately forced off to prevent the current from rising further.

When the LS-FET is on, the next clock's rising edge is held until I_L drops below the low-side (LS) valley current limit (typically 2.7A). Once the HS-FET turns on again, I_L drops to a sufficiently low value. This current limit scheme prevents current runaway if an overload or short-circuit event occurs.

Short-Circuit Protection (SCP)

If the output is shorted to ground and V_{OUT} drops below 70% of its nominal output, then the part shuts down momentarily and discharges V_{SS}. Once V_{SS} is fully discharged, the device initiates SS and attempts normal operation. This hiccup process is repeated until the fault is removed.

Output Over-Voltage Protection (OVP) and Discharge

If V_{OUT} exceeds 130% of its nominal regulation voltage, the MPQ3522 stops switching. An internal 75Ω discharge path from FB to AGND discharges V_{OUT}. This discharge path is only active if the output is fixed. Once V_{OUT} drops to 125% of its nominal voltage, the discharge path is disabled and the part resumes switching.

For the fixed-output version, the V_{OUT} discharge path also activates if a shutdown through EN occurs while V_{CC} exceeds its UVLO threshold. Once V_{CC} drops to its UVLO threshold, the discharge path is deactivated.

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

PCB Layout Guidelines [13]

Efficient PCB layout is critical for stable operation. A 4-layer layout is strongly recommended to achieve improved thermal performance. For the best results, refer to Figure 11 and follow the guidelines below:

1. Place the symmetric input capacitors as close to VIN and PGND as possible.
2. Connect a large ground plane directly to PGND.
3. If the bottom layer is a ground plane, add vias near PGND.
4. Ensure that the high-current paths at PGND and VIN have short, direct, and wide traces.
5. Place the ceramic input capacitor, especially the small package size (0603) input bypass capacitor, as close to VIN and PGND as possible to minimize high-frequency noise.
6. Keep the connection between the input capacitor and VIN as short and wide as possible.
7. Place the VCC capacitor as close to VCC and AGND as possible.
8. Route SW and BOOT away from sensitive analog areas, such as FB.
9. Place the feedback resistors close to the chip, and ensure that the trace connected to FB is as short as possible.
10. Use multiple vias to connect the power planes to the internal layers.

Note:

13) The recommended PCB layout is based on Figure 7 on page 28.



Top Silk and Top Layer



Mid-Layer 1



Mid-Layer 2



Bottom Layer and Bottom Silk

Figure 11: Recommended PCB Layout

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

TYPICAL APPLICATION CIRCUITS



Figure 12: Typical Application Circuit (V_{OUT} = 3.3V, f_{SW} = 2.2MHz)



Figure 13: Typical Application Circuit (V_{OUT} = 5V, f_{SW} = 2.2MHz)

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

TYPICAL APPLICATION CIRCUITS *(continued)*



Figure 14: Typical Application Circuit (V_{OUT} = 3.3V, f_{SW} = 415kHz)



Figure 15: Typical Application Circuit (V_{OUT} = 5V, f_{SW} = 415kHz)

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

TYPICAL APPLICATION CIRCUITS *(continued)*



Figure 16: Typical Application Circuit (V_{OUT} = 5V, f_{SW} = 2.2MHz with EMI Filters)

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

TYPICAL APPLICATION CIRCUITS *(continued)*



Figure 17: Typical Application Circuit (V_{OUT} = 5V, f_{SW} = 415kHz with EMI Filters)

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

PACKAGE INFORMATION

QFN-12 (2mmx3mm)
Wettable Flank



TOP VIEW



BOTTOM VIEW



SIDE VIEW



SECTION A-A



RECOMMENDED LAND PATTERN

NOTE:

1) THE LEAD SIDE IS WETTABLE.
2) ALL DIMENSIONS ARE IN MILLIMETERS.
3) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
4) JEDEC REFERENCE IS MO-220.
5) DRAWING IS NOT TO SCALE.

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

CARRIER INFORMATION



Part Number	Package Description	Quantity/ Reel	Quantity/ Tube (14)	Quantity/ Tray	Reel Diameter	Carrier Tape Width	Carrier Tape Pitch
MPQ3522GDE-AEC1-Z	QFN-12 (2mmx3mm)	5000	N/A	N/A	13in	12mm	8mm

Note:

14) N/A indicates “not available” in tubes. For 500-piece tape & reel prototype quantities, contact the factory. (Order code for 500-piece partial reel is “-P”, tape & reel dimensions remain the same as the full reel.)

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.

REVISION HISTORY

Revision #	Revision Date	Description	Pages Updated
1.0	3/9/2023	Initial Release	-

Notice: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2023 MPS. All Rights Reserved.